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Abstract. A new low-voltage low-power CMOS current 
feedback amplifier (CFA) is presented in this paper. This is 
used to realize a novel digitally programmable CFA 
(DPCFA) using transistor arrays and MOS switches. The 
proposed realizations nearly allow rail-to-rail swing capa-
bility at all the ports. Class-AB output stage ensures low 
power dissipation and high current drive capability. The 
proposed CFA/ DPCFA operate at supply voltage of 
±0.75 V and exhibit bandwidth better than 95 MHz. 
An application of the DPCFA to realize a novel voltage 
mode high-Q digitally programmable universal filter (UF) 
is given. Performances of all the proposed circuits are 
verified by PSPICE simulation using TSMC 0.25μm 
technology parameters. 
Keywords 
Digitally programmable, universal filter, voltage 
mode, CFA, Q-factor. 
1. Introduction 
Programmable characteristic of analog block is an es-
sential tool that is widely used in several applications. 
Analog or digital programming/tuning is employed to con-
trol the undesired parameter variation caused by tempera-
ture and process [1-14]. A common approach used for 
analog tuning is based on the control of parasitic resistance 
(Rx) of current controlled CFA [1] and second generation 
current conveyor (CCII) through adjustable bias current. 
[2]. But Rx is inherently nonlinear hence, limits the linear-
ity. Additional disadvantage of this approach is the propor-
tional dependence of Rx over thermal voltage, if the 
employed cell is implemented using BJT technology. Al-
though analog programming is used in number of applica-
tions but the limitation on the allowable range of analog 
tuning voltage makes it inconvenient for low-voltage ap-
plications. Hence, in these applications, the digital control 
is more attractive [3-7]. Digital programming technique not 
only provides better accuracy in avoiding parameter race 
[14] but also offers additional advantages such as better 
noise immunity, power saving option [8] and most impor-
tantly the compatibility to modern mixed mode systems 
(analog/digital). Today’s modern communication systems 
perform the signal processing mostly in digital domain. 
Hence, the digitally controlled analog modules are directly 
compatible with these systems. For example common 
application required in present wireless system includes 
channel select filter and variable gain amplifier (VGA), 
which are required to be digitally controlled [3-5]. 
Almost all the digital control techniques employ 
active or passive current division/summing networks 
(CDN) [3-13]. CDN structure consists of n-current division 
cells (CDC) for n-bit control. Number of CDN structure re-
ported so far generally requires large number of transistors 
with additional constraint of transistor matching which 
makes the design complicated and area inefficient espe-
cially as the number of bits increases. CDN employed in 
[5], [13] is based on passive R-2R ladder technique which 
is not area efficient and also suffers from low output 
impedance. CDN structure of [3], [4] consists of n-NMOS 
and n-PMOS CDCs with each cell having five matched 
transistors for [3] and seven matched transistors for [4]. 
Whereas, CDCs of [9] and [10] requires eight and twelve 
matched transistors respectively. Although all these CDNs 
[3], [4], [9], [10] offer high output impedance but suffer 
from common drawback of using large number of matched 
transistors. Additional limitation of CDN structure of [4] is 
standby power consumption and that of [3], [9] is ability to 
be driven in single direction of input current. Another 
popular technique of digital control is based on the current 
division principle introduced in [15]. The current division 
is inherently linear and independent of MOS operating 
regions. CDN structure based on it is similar to R-2R lad-
der and requires rather lesser number of transistors but it 
suffers from the similar drawback of R-2R ladder i.e. low 
output impedance. This CDN requires (4n+2) matched 
transistors for n-bit control [6], [8], [12].  
The digital control module used in the proposed 
DPCFA is analogous to the binary weighted resistor struc-
ture. It requires lesser number of transistors and also offers 
high output impedance [7]. An n-bit control requires only 
(4n-2) additional transistors in the main circuit.  
Because of the higher speed, higher slew rate, simpler 
circuit realization, lesser component count and most im-
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portantly the independence of gain and bandwidth; current 
feedback amplifier (CFA) has become most promising 
candidate for analog signal processing [1], [16-19]. Obvi-
ously if this block is equipped with the additional feature 
of digital control, it may find many more application in the 
field of mixed mode VLSI (analog/digital) systems. Thus 
the incorporation of digital control module in CFA not only 
makes the DPCFA suitable for integration but also 
increases its universality while preserving its simpler struc-
ture. The CFA, shown in symbolic form in Fig. 1, is a four-
port network which has a describing matrix of the follow-
ing form  
 
0 0 0 0
1 0 0 0
0 1 0 0
0 0 0 1
Y Y
X X
Z Z
W Z
I V
V I
I V
V V
                        
  (1) 
Port X voltage follows port Y voltage which is 
independent of current injected at port X. Port Z current 
follows port X current. Output buffer provides voltage 
following action between port W and Z. 
X
Y
Z
W
XV
YV
WV
XI ZI  
Fig. 1.  Symbol of CFA. 
In this paper, a new CFA derived from the low-volt-
age low-power CCII+ [7] is introduced. This in turn is used 
to realize the novel DPCFA. Both CFA/DPCFA operates at 
supply voltage of ±0.75 V and nearly allows rail-to-rail 
voltage operation at all the ports. Class-AB output stage 
ensures low power dissipation and high current driving 
capability. 
The proposed DPCFA is used to realize a novel digi-
tally programmable four-input single-output high-Q sec-
ond-order UF. It is capable of generating all the standard 
filter functions, namely lowpass (LP), highpass (HP), 
bandpass (BP), band reject (BR) and allpass (AP). All the 
filter parameters, namely pole frequency (ωo), quality fac-
tor (Q) and gain (G) are independently programmable. The 
proposed UF uses four DPCFA, two digitally programma-
ble CCIIs (DPCCII), two grounded capacitors and few 
resistors. Use of only grounded capacitor makes it suitable 
for monolithic integration [20]. The performance and the 
validity of theoretical results are verified by PSPICE 
simulations. 
This paper is organized as follows. Starting from the 
Introduction, Section 2 illustrates detailed description of 
the proposed CFA and DPCFA, Section 3 presents the 
realization of the proposed UF, Section 4 discusses the 
non-idealities and Section 5 deals with PSPICE simulation 
of all the proposed circuits. Finally, conclusion is drawn in 
Section 6. 
2. Proposed CFA/DPCFA 
The CFAs are typically built by cascading a positive 
current conveyor (CCII+) with a suitable voltage buffer 
(VB) [17], [18]. CFA realization as depicted in Fig. 2 is 
obtained by cascading a VB (M1a-M12a) at port Z of 
CCII+ [7]. VB used is the replica of buffer circuit between 
port X and Y of CCII+. All the transistors are assumed to 
be operating in saturation. Transistor M9 and M10 provide 
the necessary biasing current to matched PMOS (M5, M6) 
and matched NMOS differential pair (M1, M2) separately. 
The two differential pairs operate in complementary fash-
ion and ensure rail to rail operation. Ideally for positive 
voltage at port Y, only NMOS pair operates and for nega-
tive voltage, only PMOS pair operates. Differential pairs 
perform the voltage buffering action between port Y and 
X. Current mirroring for these NMOS and PMOS pairs are 
provided by two matched current mirror pairs (M3, M4) 
and (M7, M8) respectively. Current following action be-
tween port X and Z is performed by either matched pair 
(M11, M13) or (M12, M14) depending on the input 
condition. Class AB push-pull output stage comprising 
M11-M12 provides current swing up to ±1 mA and 
standby power dissipation of 220 µW. Minimum 
(Vt+3VDSsat) supply voltage is required for proper operation 
of circuit while class AB transistors requires (2VDSsat) volt-
age only. 
VDD
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Fig. 2.  CMOS implementation of CFA from CCII+ and VB. 
Small signal voltage gain between port X and Y is 
given as 
 
12
1 5
11
12
2 6
11
m
m m
mX
mY
m m
m
gg g
gV
gV g g
g



. (2) 
Parameter gmi, denotes the transconductance of the ith 
transistor. It is evident from (2), that if both the differential 
pairs are separately matched (gm1 = gm2, gm5 = gm6), voltage 
gain is unity.  
Assuming load at port X and Z to be negligible as 
compared to roi of MOS, current gain is given by 
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 11 12
13 14
m mZ
X m m
g gI
I g g
  . (3) 
Obviously, unity current gain requires matched 
transistor set (M11, M13) and (M12, M14). 
Port X and W impedance, for (gm2 = gm6 = gm, 
gm1 = gm5, ro1//ro3 = ro5//ro9 = ro/2) is given as 
  0 11 12
2
X W
m m m
R R
r g g g
  . (4) 
Port Z parasitic impedance is given as 
 13 14
13 14
o o
Z
o o
r r
Z
r r
  . (5) 
The proposed CFA offers high impedance at port Z 
(1.13 MΩ). This is useful for better high frequency re-
sponse of circuit [18]. Obtained gain values of current and 
voltage transfer are close to unity. Apart from this the pro-
posed CFA exhibits good temperature independence and 
offers reasonably better values of slew rate and settling 
time.  
Digital programmability feature is incorporated in 
CFA by replacing the transistors of port X or Z by a cur-
rent summing network (CSN) consisting n-transistor arrays 
associated with MOS switches. It modifies the current 
transfer ratio between port X and Z as 
 mZ XI K I  (6) 
where K denotes the n-bit digital codeword given by 
 
1
2
0
n jK a jj
 

 (7) 
where aj is the digital code bit applied to the jth array of 
CSN (described in subsequent subsection). Power integer 
m = ±1 results in the two variant of DPCFA. The value of 
m = +1 denotes the DPCFAK+ block having CSN at port Z 
and current gain greater than or equal to unity (K+), while 
m = -1 denotes the DPCFAK- block having CSN at port X 
and current gain less than or equal to unity (K-). Thus 
DPCFA may be represented as a five port block as shown 
in Fig. 3a, having digitally controlled current gain K± be-
tween port X and Z through n-bit codeword (K), while all 
other characteristics are same as that of conventional CFA. 
For ease of representation the block diagram of DPCFA of 
Fig. 3a is modified, as shown in Fig. 3b and will be used 
throughout the paper. It shows the ith DPCFA block with 
gain K+ or K- and applied codeword Ki. 
(a)
X
Y
Z
W
m
iK
Codeword
K
X
Y
Z
W
(b)

iK
 
Fig. 3.  (a) Symbol of DPCFA. (b) Modified symbol. 
2.1 DPCFA with Gain K+ (DPCFAK+) 
CMOS implementation of 3-bit DPCFAK+ is shown 
in Fig. 4. Port Z transistor M13-M14 of Fig. 2 is replaced 
by three (n = 3) arrays CSN comprised of transistors  
M13-M24. Each jth array of CSN consists of PMOS (jP) 
and NMOS (jN) transistor pair having aspect ratio set in 
binary weighted order and is given as 
 
   
2 0,1, 1j
jP or jN P or N
W W j n
L L
               (8) 
where P (N) denotes the PMOS (NMOS) transistor M11 
(M12). 
X
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Fig. 4.  DPCFAK+ with gain K+. 
Thus, each array of CSN amplifies the port X current 
as per the weight (aspect ratio) assigned to them. Thus, 
port Z current, if flowing out of DPCFAK+, is given by 
  1 11 12
0
2
n
j
Z j M M
j
I a I I


   
whereas port X current is given by 
  11 12X M MI I I  . 
Hence, the current gain is given as 
 
1
0
2
n
jZ
j
jX
I a K K
I
 

   . (9) 
It can be seen from (9) that current gain (K+) is pro-
grammable by codeword K and may have any value rang-
ing from 1 to (2n-1) for n-array DPCFAK+. 
2.2 DPCFA with Gain K- (DPCFAK-) 
Following the similar approach, 3-bit DPCFAK- 
(Fig. 5) can be implemented by replacing port X transistors 
M11-M12 of Fig. 2 by same CSN as mentioned above. But 
in this case no current amplification is involved at port Z 
rather it is just equal to the smallest current of CSN flow-
ing in the active array having least weight. Port X current, 
if flowing out of DPCFAK- is given as:  
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  1 11 12
0
2
n
j
X j M M
j
I a I I


   
whereas the port Z current is given as 
  11 12Z M MI I I  . 
Thus the current gain is given by 
 1
0
1 1
2
Z
n
jX
j
j
I K
I Ka



  

. (10) 
It is again clear from (10) that current gain (K-) is 
programmable by codeword K and may have any value 
ranging from 1 to 1/(2n - 1) for n-array DPCFAK-. 
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Fig. 5.  DPCFAK- with gain K-. 
3. Proposed Universal Filter 
The DPCFA discussed in the previous section is util-
ized for the realization of voltage mode digitally program-
mable four-input single-output second-order UF (Fig. 6). It 
uses three DPCFAK+, one DPCFAK-, two DPCCIIK-, two 
grounded capacitors and few resistors. DPCCIIK- may be 
thought of as DPCFAK- with buffer removed from port Z. 
Versatility of UF may be described by following desirable 
features: 
 All the inputs are applied at high impedance ports (Y) 
and outputs are generated at low impedance port (W). 
This enables easy cascading for higher order filter re-
alization without requiring any buffer stage. 
 No constraint such as input inversion is required for 
various filter function realization.  
 All the filter parameters (ω0, Q and gain) are inde-
pendently digitally programmable. 
 High-Q realization for BP and BR. 
 Only single circuit is used for programming all the 
filter functions.  
In addition to this, use of only two grounded capacitor 
makes the proposed UF suitable for monolithic integration. 
A detailed comparison of the proposed UF with similar 
reported filters is given in next Section 5.    
X
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W

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Fig. 6.  The proposed UF using DPCFA and DPCCII. 
Routine analysis yields the following output function:  
 
 
 0
N s
V
D s
  (11) 
where the numerator and denominator functions are given 
as 
 
  2 4 1 4 41 1 2
3 2 6 2 3 5
1 3 4 41 4 4
4 3
2 2 3 1 2 1 2 3
R K K RN s s K V s V
R K K C R R
K K K RK K Rs V V
C R R C C R R R
 
 
 (12a) 
          2 1 3 4 4 71 4 4
2 6 2 3 5 5 1 2 1 2 3 6
K K K R RK K RD s s s
K K C R R K C C R R R R
    . (12b) 
All the programming method described in this paper 
requires common codeword constraint, K3 = K4 and 
K1 = K5, using this (12) reduces to: 
 
  2 1 3 441 1 2
3 2 6 2 3 5
2
1 3 4 1 3 4
4 3
2 2 3 1 2 1 2 3
K K RRN s s K V s V
R K K C R R
K K R K K R
s V V
C R R C C R R R
 
 
 (13a) 
   22 1 3 4 3 4 7
2 6 2 3 5 1 2 1 2 3 6
K K R K R RD s s s
K K C R R C C R R R R
   . (13b) 
From (13), it can be seen that all the standard filter 
functions including two variants of BP, namely inverting 
BP (BPI) and non-inverting BP (BPNI) can be generated 
by proper input combination as shown in Tab. 1. Only AP 
and BR response requires component matching constraint. 
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All the filter functions except BPNI have digitally 
programmable gain parameters.  
 
Input Set Filter 
Function 
Gain (G) 
(V0/Vi) 
Constraint 
V2=V3=V4=0, 
V1=Vi* 
HP (K1R4)/R3 NO 
V1=V2=V4=0, 
V3=Vi 
LP (K1R6)/R7 NO 
V1=V3=V4=0, 
V2=Vi 
BPNI 1 NO 
V1=V2=V3=0, 
V4=Vi 
BPI -
(K2K6R5)/R2 
NO 
V2=V4=0, 
V1=V3=Vi 
BR K1 R4/R3=R7/R6=1 
V2=0,  
V1= V3=V4=Vi 
AP K1 R4/R3=R7/R6=1 
R2=R5, K1=K6, 
K2=1 
*Vi denotes the actual applicable input. 
Tab. 1.  Filter functions of UF. 
From (13b) the pole frequency (ω0) and quality factor 
(Q) can be expressed as: 
 
 
1
2
4 7
0 3
1 2 1 2 3 6
R R
K
C C R R R R
      , (14a) 
 
1
2
2 3 7 2 6
5
1 1 2 4 6 1
C R R K K
Q R
C R R R R K
         
. (14b) 
For C1 = 2C2 and equal resistor values, (14) reduces to 
    0 3 312 cK KCR   , (15a) 
 2 6 2 6
1 1
1
2 c
K K K K
Q Q
K K
              
.  (15b) 
With gain parameter given as: 
 1
BPNI
G  , (15c) 
   1, , , cLP HP BR APG G K , (15d) 
   2 6cBPIG G K K  (15e) 
where ωc, Qc and Gc are defined as component dependent 
factor of pole frequency, quality factor and gain respec-
tively and are given as: 
 1
2c CR
  , (16a) 
 1
2c
Q  , (16b) 
 1cG . (16c) 
Setting capacitance value C1 = 2C2; results quality 
factor of value 1/√2 as given by (16b). It is required for 
maximal flat LP and HP response. Moreover, the condition 
of equal resistance values also satisfies the component 
matching constraints of BR and AP. Thus, (15), (16) effec-
tively characterize all the responses of UF. 
First set of programming requires K1 = K6, which 
modifies (15) as: 
 0 3c K  , (17a) 
 2cQ Q K , (17b) 
 1
BPNI
G  , (17c) 
   1, , , cLP HP BR APG G K , (17d) 
   1 2cBPIG G K K . (17e) 
From (17a-d), it can be seen that ω0, Q-factor and 
gain of all the filter functions except BPI are programma-
ble independently through codeword K3(=K4), K2 and 
K1(=K5=K6) respectively. Although the programming of 
(17) equally applies to BPI but it requires a rather different 
approach. First, the desired value of Q-factor is set by K2 
then gain is programmed by K1. Pole frequency is pro-
grammed in similar way through K3. Thus by adopting 
programming method of (17), all the filter functions are 
fully programmable.  
Although equation (17) governs the complete pro-
gramming of UF but it does not provide Q values more 
than 7Qc, which is mainly required from BR and BP re-
sponses. A different codeword programming as described 
below not only realizes high-Q for both BP and BR but 
also provides additional flexibility in programming of BP 
combination (BPI and BPNI).   
Defining new codeword programming by setting 
K1 = 1, (15) reduces to:     
 0 3c K  , (18a) 
 2 6cQ Q K K , (18b) 
 1
BPNI
G  , (18c) 
  , , , cLP HP BR APG G , (18d) 
   2 6cBPIG G K K . (18e) 
Following (18b-d), high Q realization for BPNI and 
BR can be achieved through product (K2K6) but at the cost 
of constant gain. Thus the Q-value ranging from Qc to 
maximum 49Qc in step of one is realizable using (18b). 
Quality factor value higher than 49Qc can be obtained by 
introducing additional transistor arrays in CSN of blocks 
K2 or K6. As evident from (7), the addition of only one 
transistor array in either of block results Q factor upto 
105Qc (15×7).  
For realizing high gain as well as high-Q, BPI re-
sponse is preferred and programmed using (18b,e). Again 
the product term (K2K6) can provide any value of gain and 
Q with a common multiplier factor ranging from 1 to 49. 
Pole frequency programming from (17a, 18a) is same in all 
the cases.  
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At this point of time, it is necessary to introduce an-
other popular approach used for high-Q realization [21], 
[22]. It uses cascaded AP sections in positive feedback 
configuration for realizing high-Q. But the Q-values using 
this approach are not independent of gain [22]. Thus in this 
aspect, the proposed circuit is more flexible as it provides 
both high-Q and desired gain values simultaneously.   
Thus the combined programming of (17), (18) makes 
the UF fully programmable and realizes high-Q as well. 
Simulation results for all the cases are given in Section 5. 
4. Non-ideal Analysis 
This section discusses the effect of CFA non-ideal-
ities over the performance of the proposed UF. These non-
idealities result from (i) small error in unity transfer gains 
as described by equation (1) and (ii) CFA parasitics. 
Considering the first set of non-idealities, port rela-
tion of DPCFA modifies as   
 X i YV V , (19a) 
 mZ i i XI K I , (19b) 
 W i ZV V  (19c) 
where, αi, βi, and γi are non-unity transfer gains of the ith 
block resulting from the non-idealities.   
Denoting the non-idealities effects by subscript ‘n’, 
the modified output function of UF using (19) is given as 
   0
n
n
n
N s
V
D s
 . (20) 
Modified numerator and denominator functions are 
given as 
 
  2 2 1 2 4 6 1 4 1 4 441 1 1 1 1 2
3 2 6 2 3 5
3 1 3 4 1 3 4 1 3 4 44 1 4 1 4 1 4 4
4 3
2 2 3 1 2 1 2 3
n
K K RRN s s K V s V
R K K C R R
K K K RK K Rs V V
C R R C C R R R
        
          
 
 
 
  (21a) 
 
  2 1 2 4 6 1 4 1 4 4
2 6 2 3 5
5 1 3 4 5 1 3 4 5 1 3 4 4 7
5 1 2 1 2 3 6
n
K K RD s s s
K K C R R
K K K R R
K C C R R R R
     
        
 

 (21b) 
Modified ω0 and Q factor using (21b) are given as 
 5 1 3 4 5 1 3 4 5 1 3 4 4 70
5 1 2 1 2 3 6
K K K R R
K C C R R R R
          , (22a) 
 2 6 5 5 3 5 3 5 3 2 3 7
2 6 1 4 1 4 1 4 5 1 1 2 4 6
K K R K C R RQ
K K K C R R R R
    
      . (22b) 
Thus the active and passive sensitivities of ω0 and Q 
may be summarized as 
 0 10 2xS
  , (23a) 
 0 1QxS   (23b) 
where ‘x’ denotes various active and passive elements i.e. 
αi, βi, γi, Ki, resistances and capacitances. It is evident from 
(23) that the sensitivity figures are within reasonable limit. 
The second set of non-idealities includes DPCFA 
parasitics. DPCFAs have high value parasitic resistance RY 
(or RZ) in parallel with low value parasitic capacitance CY 
(or CZ) at port Y (or Z), and a low valued series resistance 
RX at port X. To simplify the discussion parasitic resis-
tances at port Y and Z are not considered as these are much 
greater than the external resistance of circuit. Also, the 
parasitics at a port is ignored if the respective port is really 
or virtually grounded. Under these assumptions, modified 
output function of UF is similar to that given by (11), (12) 
with component values replaced by the following modified 
set- R1P = R1 + RX3, R3P = R3 + RX1, R6P = R6 + RX5, R5P = 
= R5 + RX2, C1P = C1 + CZ3, C2P = C2 + CZ4, R2P = R2║1/sCZ6, 
R4P = R4║1/sCZ4 and R7P = R7║1/sCZ5. Subscript ‘P’ 
denotes the modified component values under the influence 
of parasitics. Modification in component values reveals the 
fact that (1) the proposed UF is completely unaffected by 
the port Y parasitics, (2) number of parasitics are absorbed 
in external components itself; hence do not create any 
unwanted pole and impose any frequency limitation over 
filter performance. On the other hand, components R2P, R4P 
and R7P restrict the circuit operation below frequencies 
1/R2CZ6, 1/R4CZ4 and 1/R7CZ5 respectively. Since the port Z 
parasitic capacitance values are of order of few picofarads 
only; these frequencies are very high, which can be further 
increased by using low value resistance at port Z.  
5. Simulation Result 
Performance of the proposed DPCFA and UF is veri-
fied by PSPICE simulations with supply voltage ±0.75 V 
using level-7, 0.25 μm TSMC CMOS technology parame-
ters and aspect ratios listed in Tab. 2.  
 
MOSFET W (µm) L (µm) 
M1, M2, M5, M6 5 0.25 
M3, M4, M7, M8 0.5 0.5 
M9, M10 0.5 0.25 
M11-M16 25 0.25 
M17-M20 50 0.25 
M21- M24 100 0.25 
Tab. 2.  Aspect Ratios of MOSFETs of DPCFA. 
First of all, the performance of CFA circuit (Fig. 2) is 
verified. Voltage tracking action of port Y-W exhibits 
nearly rail-to-rail linearity range from -0.6 to 0.61 V as 
shown in Fig. 7. 
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Fig. 7.  Port X, Z and W voltage variation vs. port Y voltage. 
 
Fig. 8.  Port Z current variation versus port X current. 
 
Fig. 9.  Port W and Z voltage versus port Y voltage for CFA 
based VGA. 
 
Fig. 10.  Magnitude response of CFA based VGA. 
Port Z current variation with respect to port X current 
is shown in Fig. 8. A high current drive capability of 
±1 mA is obtained. 
Fig. 9 shows the output voltage swing of non-invert-
ing CFA based VGA for gain values 1, 4 and 7. Port X is 
terminated with resistance 1K, while port Z resistance is 
scanned for values 1K, 4K and 7K. Output shows an ac-
ceptable linearity for input swing of ±80 mV. As shown in 
Fig. 10, amplifier results almost constant bandwidth of 
100 MHz for different gains. 
Transient analysis of the unity gain CFA as depicted 
in Fig. 11 is performed by applying 1 MHz square wave of 
magnitude 400 mVP-P at port Y. The positive (negative) 
slew rate obtained is 69 V/µs (58 V/µs). Rise time and fall 
time on the basis of 1% of final value is 6.4 ns and 8.3 ns 
respectively.  
 
Fig. 11. Transient response of unity gain CFA. 
 
Fig. 12. Current gain variation with respect to temperature. 
 
Ref./Parameters CFA [16] CFA [17] Proposed CFA 
CMOS technology (µm) 0.25 0.25 0.25 
Power supply (V) ±0.75 ±0.75 ±0.75 
Standby power 
dissipation (µW) 
NA 456 220 
Standby current (µA) 320 304 299 
Input voltage dynamic 
range (V) 
NA ±0.65 ±0.6 
Current drive capability 
(mA) 
NA ±1 ±1 
Bandwidth (MHz) 57-530 120 100 
Slew rate (V/µs) 10 NA 69 
Tab. 3. Performance comparison of proposed CFA. 
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Current gain variation with respect to temperature is 
shown in Fig. 12. Current gain is almost insensitive to 
temperature up to 250oC. 
Performance comparison of the proposed CFA and 
the CFA reported in [16], [17] is given in Tab. 3. 
In next step, the comparative performance of the two 
variants of 3-bit DPCFA is presented in parallel for better 
analysis of results. For the sake of clarity, all the simula-
tions are performed for codeword values K = 1(001), 
4(100), 7(111). (Quantity written in brackets denotes the 
applied bit combination). Depending on the DPCFA vari-
ant used, these codewords result different values of current 
gain K+ and K-.  
Current transfer related to port X-Z (Fig. 13) shows 
an acceptable input linearity range of ±150 µA. 
 
Fig. 13.  Port Z current versus port X current for different 
gain/codewords. 
 
Fig. 14. Port W and Z voltage versus port Y voltage for DPCFA 
based VGA. 
DPCFA based VGA showing the voltage amplifica-
tion related to port Y-W for different gain values are de-
picted in Fig. 14. It shows an acceptable input linearity 
range of ±70 mV and has almost constant bandwidth of 
95 MHz as depicted in Fig. 15. 
Finally, the last set of simulation is performed for the 
proposed UF with capacitor values C1 = 2 nF, C2 = 1 nF 
and equal resistor values R = 2K. It results component 
dependent filter parameters as fc = 1/2√2пRC = 56.27 kHz, 
Qc = 1/√2 and Gc = 1.  
 
Fig. 15.  Magnitude response of DPCFA based VGA. 
 
Fig. 16a. Pole frequency programming of LP filter.  
 
Fig. 16b. Pole frequency programming of HP filter. 
 
Fig. 16c. Pole frequency programming of BPI filter. 
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Fig. 16d. Pole frequency programming of BR filter.  
As evident from (17a), (18a), pole frequency is pro-
grammed by varying K3(= K4). Fig. 16 shows the ω0 pro-
gramming for various responses for different values of gain 
and Q factor. Parameter values and codeword program-
ming are mentioned in figures itself. BPI programming 
depicted in Fig. 16c) follows the rule of (18).  
As described by (17d) gain of LP, HP, BR and AP 
can be programmed by varying K1 (= K5 = K6). Fig. (17a-d) 
shows the same at frequency 4fc. Q values are chosen de-
pending on the type of response. Fig. 17e shows the phase 
response of AP filter at frequency 4fc.  
 
Fig. 17a. Gain programming of LP filter.  
 
Fig. 17b. Gain programming of HP filter.  
 
Fig. 17c. Gain programming of BR filter.  
 
Fig. 17d. Gain programming of AP filter.  
 
Fig. 17e. Phase response of AP filter.  
 
Fig. 17f. Gain programming of BPI filter. (In step of 7) 
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Gain programming of BPI using (17b,e) is performed 
by varying K1(=K5=K6) at frequency 4fc with maximum 
quality factor of value 7Qc (Fig. 17f). It is evident that the 
maximum gain realizable is 49Gc.   
Quality factor programming through K2 as described 
by (17b) is shown Fig. 18 for BR filter for gain 7Gc. 
Fig. 17f-18 clearly show the limitation of high Q (maxi-
mum 7Qc) realization using (17).  
 
Fig. 18.  Quality factor programming of BR filter. 
In order to have high Q realization, programming of 
(18b) is adopted. Fig. 19 shows the same for BR and BPNI 
response by varying product term (K2K6). Squared Q val-
ues shown in Fig. 19a results because K2 and K6 are set at 
same value. By setting different codeword values any Q 
value ranging from Qc to 49Qc can be realized. As an ex-
ample, Fig. 19b shows high-Q realization of BPNI in steps 
of seven by setting K2=7 and then varying K6 from 1 to 7. 
Fig. 20 depicts the simultaneous gain and Q pro-
gramming for BPI response as described by (18b,e). Deci-
mal numbers shown on the response curve represents the 
common multiplier factor for both gain and Q. An example 
of high gain high-Q BPI filter is also shown in Fig. 16c 
with programmable fo. 
The performance of the proposed UF is compared in 
Tab. 4 with similar reported digitally programmable UFs. 
Comparison is based on the following important features. 
(1) Independently programmable pole frequency. (2) Inde-
pendently programmable Q.  (3) Independently  program- 
 
Fig. 19a. Q-factor programming of BR filter. 
 
Fig. 19b. Q-factor programming of BPNI filter. (in steps of 7).  
 
Fig. 20.  Gain and quality factor programming of BPI filter. 
 
Criteria/Ref
. 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 
6 (Fig. 4b) Y Y Y Y Y NA 5 2 (2n-1)Qc ALL 1 4CF+4DC-CF CM SIMO 
10 Y Y Y Y Y N 4 2 (2n-1)Qc ALL 1 3DC-CDBA CM MISO 
13 Y Y N N N NA 5 1 (2n-1)Qc 3 1 3DC-CCII CM SIMO 
4 Y Y N Y N NA 16 4 (2n-1)Qc 3 1 5DC-FDCC VM SIMO 
12 (Fig. 19) Y Y Y Y N NA 6 4 NA 1(LP) 1 3DC-BOTA VM SIMO 
9 Y Y N Y N NA 3 0 2n Qc 3 1 5DC-BOTA VM SIMO 
7 Y Y Y Y N NA 8 2 *(2n-
1)2Qc 
3 2 5DPCCII VM SIMO 
Proposed Y Y Y Y Y N 9 2 (2n-1)2Qc ALL 1 4DPCFA+ 
2DPCCII 
VM MISO 
Y-yes, N-no, NA-not applicable, * with some constraint, DC-digitally controlled, CDBA- current differencing buffer amplifier, 
CF-current follower.  
Tab. 4.  Performance comparison of proposed filter. 
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mable gain. (4) Appropriate input port impedance.  
(5) Appropriate output port impedance. (6) Input inversion 
required. (7) Total number of passive components.  
(8) Total grounded capacitors. (9) Maximum Q attainable. 
(10) Number of filter functions generated. (11) Number of 
circuit configuration used. (12) Number of active elements 
used. (13) CM/VM (14) Topology. 
The potential performance of the proposed UF is ob-
vious from Tab. 4 itself. Attractive features of the proposed 
UF which are not available simultaneously in any of the 
reported configuration include full programmability, full 
cascadibility and high-Q realization (for given n). Though 
UF of [7] possess almost all these features except the fifth 
one (appropriate output port impedance) but its parameters 
are independently programmable in limited sense. Pro-
gramming of one of the parameters (G, ω0, Q) of the pro-
posed UF do not put any constraint over remaining two 
parameters but the situation is quite different in [7]. Pro-
gramming of one of the parameter of [7] makes either one 
or both of the remaining two parameters non-programma-
ble e.g. high-Q (= 49Qc) realization needs constant values 
of gain (G = 7Gc) and ω0 (= ωc); thus makes these pa-
rameters non-programmable. The similar constraint applies 
for ω0 and Q programming of [10], [12] also. Apart from 
this high-Q realization of [7] needs different filter configu-
ration while the proposed configuration needs only change 
in programming as described by (18). Availability of BP 
combination (BPNI and BPI) is another feature which is 
not present in any of the reported configuration. 
It is evident from Tab. 4 that all the UF configurations 
though use lesser number of active elements but they either 
realize lesser number of filter functions [4], [7], [9], [12], 
[13] or operates in CM [6], [10], [13] which results in 
simplified circuit. CM UFs of [6], [10], [13] are further 
constrained by the need of additional circuitry for proc-
essing the input and output variables, whereas filter con-
figuration of [6] needs three switches for AP and BR reali-
zation, [10] needs additional circuitry for providing 
weighted current input and [13] needs circuitry for taking 
current outputs available in working impedances of filter 
circuit. Apart from this the CDN structure used in [4], [10] 
increases its complexity as described in Section 1. UF of 
[12] though uses only three digitally controlled balanced 
output transconductance amplifier (DC-BOTA) but each 
consists of two fully differential current conveyors (FDCC) 
and two CDNs. 
6. Conclusion 
This paper presents a new low-voltage low-power 
CMOS current feedback amplifier (CFA). Using transistor 
arrays and MOS switches the proposed circuit is digitally 
controlled (DPCFA). Both the realization features high 
current drive capability and rail-to-rail voltage operation. 
As an application, DPCFA based digitally programmable 
multiple input single output UF is presented. The proposed 
voltage mode filter offers the following advantageous fea-
tures: generation of all the standard filter functions from 
same configuration, independently programmable filter 
parameters (ω0, Q, gain), high-Q realization, no inverting 
input requirement, lesser effect of non-idealities, appropri-
ate input/ output port impedances (high/low) making the 
UF cascadable. In addition to this, use of only two 
grounded capacitor makes it suitable for monolithic 
implementation. As the proposed filter is fully 
programmable, it may find various applications in mixed 
mode (analog / digital) VLSI system. All the circuits are 
realized and simulated using 0.25 μm TSMC technology 
parameters. 
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